

Home | Login | Logout | Access Information | Alt

Welcome United States Patent and Trademark Office

☐ Search Session History

BROWSE

SEARCH

IEEE XPLORE GUIDE

Edit an existing query or compose a new query in the Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- · Delete a search
- Run a search

Search Query Display		
		
	<u></u>	

Recent Search Queries

Fri, 15 Sep 2006, 8:43:34 AM EST

- #1 ((hit or mis*<IN>metadata)) <AND> ((index and descriptor<IN>metadata))
- #2 (hierarchial cache<IN>metadata)
- #3 ((hit or mis*<IN>metadata)) <AND> ((index and descriptor<IN>metadata))
- #4 ((translation table) or TLB or DLAT <IN>metadata)
- #5 (index and descriptor<IN>metadata)
- #6 (hit or mis*<IN>metadata)
- #7 (((hit or mis*<IN>metadata)) <AND> ((index and descriptor<IN>metadata))) <AND> (((translation table) or TLB or DLAT <IN>metadata))



Help Contact Us Privac
. © Copyright 2006 IE

ធិ Înspec°

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	64438	cache	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:13
S2	20365	USB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:14
S3	379	S1 same S2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:14
S4	37990	SRAM	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	ÖR	OFF	2006/01/19 14:14
S5	50	S3 AND S4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:14
S6	108251	hit or miss	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:14
S7	1211657	index or descriptor\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:14
S8	15778	S6 and S7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/01/19 14:14
S9	15	S8 and S5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:14

S10	71282	hierarchy or hierarchical	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:14
S11	1	S9 and S10	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF .	2006/01/19 14:14
S12	2	"20030126367".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:12
S13	47	(Juan near2 Revilla).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:12
S14	43	(Ravi near2 Kolagotla).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/01/19 14:12
S15	. 86	S13 or S14	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:12
S16	4	S13 and S14	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:12
S18	27659	"711"/.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:13
S19	1246	TLD OR DLAT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	ÓR	OFF	2006/01/19 14:15
S20	5145	TLB OR DLAT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:15

			_			
S21	2354	(translation adj lookaside adj buffer)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:15
S22	5496	S20 or S21	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:15
S23	93995	cache	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:15
S24	46752	USB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/01/19 14:15
S25	93995	cache	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S26	46752	USB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S27	862	S25 same S26	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S28	55438	SRAM	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S29 _.	862	S25 same S26	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR .	OFF	2006/01/19 14:16
S30	55438	SRAM	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF .	2006/01/19 14:16

S31	130	S29 AND S30	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S32	138104	hit or miss	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S33	1527824	index or descriptor\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S34	138104	hit or miss	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S35	1527824	index or descriptor\$2	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S36	22938	S34 and S35	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S37	22938	S34 and S35	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S38	130	S29 AND S30	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S39	22938	S34 and S35	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S40	22	S39 and S38	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16

S41	104722	hierarchy or hierarchical	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S42	22	S39 and S38	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16
S43	104722	hierarchy or hierarchical	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF _.	2006/01/19 14:16
S44	1	S42 and S43	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/01/19 14:16

9/15/06 8:16:37 AM C:\Documents and Settings\TThai\My Documents\EAST\Workspaces\10040920_v02.wsp



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library C The Guide

+cache +coherency, +tag, +directory, +MESI, +status, +SRAI

STATION



Feedback Report a problem Satisfaction survey

Terms used

cache coherency tag directory MESI status SRAM hierarchical

Found 2 of 185,178

Sort results

relevance by Display expanded form results

Save results to a Binder ? Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 2 of 2

Relevance scale

STiNG: a CC-NUMA computer system for the commercial marketplace

window

Tom Lovett, Russell Clapp

May 1996 ACM SIGARCH Computer Architecture News, Proceedings of the 23rd annual international symposium on Computer architecture ISCA '96, volume 24 Issue 2

Publisher: ACM Press

Full text available: pdf(1.30 MB)

Additional Information: full citation, abstract, references, citings, index terms

"STING" is a Cache Coherent Non-Uniform Memory Access (CC-NUMA) Multiprocessor designed and built by Sequent Computer Systems, Inc. It combines four processor Symmetric Multi-processor (SMP) nodes (called Quads), using a Scalable Coherent Interface (SCI) based coherent interconnect. The Quads are based on the Intel P6 processor and the external bus it defines. In addition to 4 P6 processors, each Quad may contain up to 4 GBytes of system memory, 2 Peripheral Component Interface (PCI) busses for ...

² Piranha: a scalable architecture based on single-chip multiprocessing



Luiz André Barroso, Kourosh Gharachorloo, Robert McNamara, Andreas Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, Ben Verghese

May 2000 ACM SIGARCH Computer Architecture News, Proceedings of the 27th annual international symposium on Computer architecture ISCA '00, Volume 28 Issue 2

Publisher: ACM Press

Full text available: T pdf(191.10 KB)

Additional Information: full citation, abstract, references, citings, index terms

The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limits of instruction-level parallelism. Meanwhile, such designs are especially ill suited for important commercial applications, such as on-line transaction processing (OLTP), which suffer from large memory stall times and exhibit little instruction-level parallelism. Given that commercial applications constitute by fa ...

Results 1 - 2 of 2

The ACM Portal is published by the Association for Computing Machinery. Copyright @ 2006 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Results (page 1): +cache +coherency, +tag, +directory, +MESI, +status, +SRAM, +hierar... Page 2 of 2

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player